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ABSTRACT
This paper addresses the behavioral modeling of IC output
ports by means of nonlinear parametric relations and system
identification methods. The approach is applied to a com-
mercial device and a systematic discussion of the impact of
the modeling setup on the model performance is presented.
1. INTRODUCTION
Behavioral models of IC buffers are of paramount impor-
tance for the simulation of Signal Integrity (SI) and electro-
magnetic compatibility effects in fast digital circuits. Re-
cently, behavioral models based on parametric relations and
system identification methods have been proposed and suc-
cessfully exploited in practical applications [1, 2]. These
models have inherent accuracy advantages over traditional
behavioral models based on simplified equivalent circuits,
whereas they maintain a very good numerical efficiency.
The generation of a model based on parametric relations
amounts to estimating its parameters so that an error func-
tion between the model output and the output of the buffer
being modeled (i.e., the estimation waveform) is minimum.
The major difficulty of this process is that, due to the non-
linear nature of the problem, there are no general rules for
the choice of the estimation waveform and of the modeling
setup (e.g., number of samples, sampling time, estimation
algorithm, model representation etc.). Usually these choices
are carried out via empirical guidelines [4] and the model es-
timation is rather easy. However a systematic study of the
effects of the modeling setup can help to improve the model
quality and can facilitate the model generation for those de-
vices that exhibit nonlinear or dynamic behaviors difficult
to reproduce. This paper focuses on the modeling of a com-
mercial device with a pronounced nonlinear dynamic behav-
ior and uses the results of this study to address the effects of
the modeling setup on the final model.
2. MODEL STRUCTURE
Behavioral models of output buffers are two-pieces repre-
sentation, where two separate parts account for the device
behavior in fixed logic state, and time varying linear coef-
ficients provide the information on state switching. For a
single-ended output buffer this writes
i(t) = wH(t)iH(v, vdd, t) + wL(t)iL(v, vdd, t) (1)
where i is the buffer output current, v the output voltage, iH
and iL the two parts (submodels) describing the behavior
in the two logic states, and wH and wL the two switching
coefficients. Symbol vdd indicates the power supply volt-
age, included in the model as an example of supplemental
input. It is worth noting that, for a given device, the above
model can be estimated from port voltage and current re-
sponses only, without involving any device internal signal.
More details on model structure (1) and on the estimation of
its parameters are in [1, 2].
In order to build a model like (1), submodels iH and iL
must be properly represented, their parameter estimated by
fitting the estimation waveforms and, finally, the weighting
coefficients wH and wL computed. This paper focuses on
submodels iH and iL by considering different possible rep-
resentations and parameter estimation methods.
In this work, submodels iH and iL are sought for as discrete-
time input/output nonlinear parametric relations
y(k) = f(Θ ; x(k)) (2)
where k is the discrete-time variable (t = kT , being T the
sampling period), y is the model output variable, vector Θ
collects the unknown model parameters, x collects samples
of the model input and output variables and f(·) is expressed
as sum of suitable basis functions. Vector x is named regres-
sion vector and has the general form
x(k) = [ y(k − 1), ..., y(k − r),
uT (k), ...,uT (k − r) ]T (3)
where u is the vector of the input variables and index r
is referred to as the dynamic order of the model. Differ-
ent sets of basis functions can be exploited to define f(·),
like expansions in linear and nonlinear basis functions [2].
Among representation defined by nonlinear basis functions,
those involving sigmoidal function (Sigmoidal Basis Func-
tions SBF) [6] turned out to be particular effective for the
modeling of IC output ports.
Submodels iH and iL can be also represented as a sum of a
nonlinear static part and a nonlinear dynamic part with null
static contribution [5], e.g.,
iH(t) = fsH(v, vdd) + fdH(v, vdd, t) (4)
where fsH and fdH are the possible static and dynamic parts
of the submodel, respectively [4]. The static part can be
easily obtained from measurements, whereas representation
(2) can be used for fdH . In this case, the output variable is
y(k) = iH(k) − fsH (v(k)) and the vector of input vari-
ables is u(k) = [ v(k), vdd(k) ]T . This splitted representa-
tion of submodels turns out to have practical advantages, as
it facilitates the estimation of fdH and leads to better mod-
els.
3. MODELING SETUP
In this Section, we discuss the effects of the modeling setup
on the estimation of submodels iH and iL defined by (2)
and (4). The following elements of the estimation process
are addressed.
a. Model representation
Representation of (2) defined by linear Auto Regression
with eXtra input (ARX) parametric models, and by sums of
sigmoidal basis functions (SBF) are considered [4]. These
representation writes
y(k) = ΘTx(k) (5)
and
y(k) =
p∑
n=1
αn tanh
(
vTnx(k) + bn
)
(6)
respectively. In the above equations, p is the number of basis
functions (size of the model), αn is a linear coefficients and
vn and bn are the nonlinear parameters of the sigmoidal
function. Besides, these representation are exploited either
for the entire submodels or for their dynamic parts only, as
in (4).
b. Estimation algorithms
Different estimation algorithms are available for the differ-
ent model representations. The estimation of linear ARX
models (5) relies on simple and efficient algorithms based
on the solution of a standard least mean squares prob-
lem [7]. On the other hand, the estimation of nonlinear SBF
models (6) requires the solution of a fully nonlinear prob-
lem. Among possible methods, we found good results by
Levenberg-Marquardt based methods [6]. Two versions of
the above method are considered: one classic version that
solves a nonlinear static problem [8], and another one that
solves a nonlinear recurrent problem [10]. Besides, variants
of these methods including a suitable linear constraint forc-
ing the static parts of fdH and fdL of (4) to be null are also
considered.
c. Initialization
Fully nonlinear algorithms are iterative methods and they
need a random initialization of parameters. Different ini-
tializations lead to different solutions, so the initial guess of
parameters becomes an extra element affecting the quality
of the estimated model.
d. Estimation waveforms
The estimation waveforms are the port voltage stimuli ap-
plied to the output (or supply) port of the buffer under mod-
eling (in fixed logic state) and its output current responses.
Estimation waveforms must contain as much information on
the buffer behavior as possible. Only qualitative guidelines
are available for the design of voltage stimuli [4], leading
to noisy multilevel signal like those shown in Figure 1. In
this study, we consider multilevel signals like those of Fig. 1
with different number of levels and duration of the constant
parts. The duration of level transitions is on the order of the
device port switching time.
0 20 40 60 80 100 1200
0.5
1
1.5
2
2.5
3
3.5
 
v
o
lta
ge
s
 t   ns
Figure 1: Port voltage stimuli v(t) (solid line) and vdd(t)
(dashed line) applied to the output and supply ports of the
example driver forced in fixed high logic state.
4. NUMERICAL RESULTS
This Section describes the effects of choices listed in
Sec. 3 on the modeling of a commercial device. The ex-
ample device is the output port of the Philips LVC244
3.3 V CMOS driver. This device shows a significant non-
linear dynamic behavior even for output voltage values
in the range of the power supply rails and it defines a
stiff modeling example. The reference transistor-level de-
scription of this device is available from the official site
http://www.semiconductors.philips.com.
In order to simplify the discussion, we focus on submodel
iH in (1) only, as similar comments hold for the iL sub-
model. Two test cases have been devised to highlight sepa-
rately the effects of each choice listed in Sec. 3.
In this study, the accuracy of models is quantified by com-
puting the Mean Squares Error (MSE) between their re-
sponses and the responses of the driver being modeled. The
test responses are produced by multilevel signals similar to
those of Fig. 1 but different from those used for the estima-
tion of model parameters. As an additional index, quanti-
fying the cost of model generation, the CPU time required
by the estimation of models is also reported. Finally, for the
example device at hand, the dynamic order r of (3) is set
to r = 2, since we verified that larger values don’t lead to
better models.
Test Case 1. This test addresses the modeling setup ele-
ments of a and b of Sec. 3. The estimation waveforms are
generated by 8-level stimuli where each level lasts 16 ns,
that allows the device to nearly reach steady-state in every
level.
Table 1: Model accuracy and model generation time for the
different choices of model representation and estimation al-
gorithm (see text for details).
# f Static Estimation p MSE CPU
1. ARX yes [7] 8 8.95e-3 0.3s
2. SBF no [8] 4 1.63e-6 17.6s
3. SBF yes [8] 3 8.46e-7 13.8s
4. SBF yes [8] + con. 4 7.61e-6 20.3s
5. SBF yes [10] 3 6.99e-7 960s
6. SBF yes [10] + con. 8 1.37e-5 1327s
Table 1 collects the main figures of models obtained by us-
ing different representations and estimation algorithms. In
each row, the model is defined by the expansion used for its
dynamic part (ARX or SBF, column 2), by the possible de-
composition in static and dynamic part (yes or no, column
3) and by the estimation algorithm used (column 4; ”+con.”
means that the static part of submodel fdH is forced to be
null during the estimation process). The fifth column list
the model size, i.e., the number of basis functions p of (6)
for the case of nonlinear SBF models or the size of the re-
gression vector (3) for the case of linear ARX models (5).
Finally, the last two columns report the performance of the
estimated models quantified by the MSE index and by the
CPU time required for the estimation of the models.
The figures of Tab. 1 highlight that the ARX model has a
large MSE value and can hardly reproduce the behavior of
the example device. Nonlinear SBF models lead to better
accuracy figures. This remark is confirmed by the valida-
tion curves of Fig. 2 and 3, that compare the reference out-
put port current response and the responses of the first four
models of Tab. 1 for the validation stimuli.
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Figure 2: Validation output port current response. Solid
line: reference; dashed line: model #1; dotted line: model
#2
The SBF models #2, #3 and #4 have comparable MSE val-
ues, yet models #3 and #4 that exploit the splitted repre-
sentation of (4) approximate the steady state values of the
validation curves of Fig. 2 better. In addition, Figure 4
compares the device output port static characteristic for the
HIGH logic state and the static characteristics of models #2-
#4 of Table 1. The same Figure also shows the error curves
between the reference and predicted responses. This Figure
shows that model #2 roughly approximates the device static
behavior outside the range of voltages explored by the port
voltage stimuli of the estimation process, whereas models
#3 and #4 approximate the device static behavior on a wider
range of voltage values better.
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Figure 3: Validation output port current response. Solid
line: reference; dashed line: model #3; dotted line: model
#4.
−1 0 1 2 3 4 5−400
−200
0
200
400
 
i H
 
 
 
m
A
−1 0 1 2 3 4 5−20
−10
0
10
20
er
ro
r 
  
m
A
 v   V
Figure 4: Output port static characteristic iH (top panel)
and error quatified as the difference between reference and
predicted curves (bottom panel). Solid thin line: reference;
dashed line: model #2; dotted line: model #3; dash-dotted
line: model #4.
As a final comparison of this test, an estimation algorithm
that solve a recurrent problem [10] is also considered (rows
5 and 6 of Tab. 1). This improved estimation algorithm leads
to models that perform nearly as models #3 and #4 estimated
by algorithm [8], yet it requires much larger CPU times.
Test Case 2. This test addresses the effects of starting val-
ues for parameter estimation and of the spurious static con-
tribution of the dynamic part fdH of the splitted representa-
tion (4) (paragraph c of Sec. 3). In this comparison, only
models #3 and #4 of Tab. 1 are considered and and the
starting values for parameter estimation have been randomly
chosen as described in [9].
Figure 5 shows the device output port static characteristic
for the HIGH logic state and the static characteristics of
models #3 and #4 of Tab. 1. The same Figure also shows the
error curves between the reference and predicted responses.
The different curves of model #3 are obtained for different
runs of the estimation procedure and different parameter ini-
tialization. From this Figure, it is clear that the initialization
of model parameters weakly affect the quality of estimated
models since almost the same order of the maximum error
is obtained and that the constrained optimization problem is
required for a better approximation of the static behavior of
estimated models.
Test Case 3. In this study, the effects of the estimation
waveforms on the quality of generated models have been
also addressed (paragraph d of Sec. 3). From all the tests
carried out, we found that estimation stimuli belonging to
the class of multilevel waveforms shown in Fig. 1 weakly
affect the quality of estimated models. Besides, it is worth
noting that a larger number of levels benefits the estimation
of models rather that a larger duration of the steady-state
parts of the port voltage stimuli.
−1 0 1 2 3 4 5−400
−200
0
200
400
 
i H
 
 
 
m
A
−1 0 1 2 3 4 5−20
−10
0
10
20
er
ro
r 
  
m
A
 v   V
Figure 5: Output port static characteristic iH (top panel) and
error quantified as the difference between reference and pre-
dicted curves (bottom panel). The curves are generated by
different initialization of model parameters in the estimation
process. Solid thin line: reference; dashed line: model #4;
dotted line: model #3 for different run of the estimation pro-
cedure and different parameter initialization.
5. CONCLUSIONS
This paper presents a systematic discussion of the impact
of the modeling setup on the performance of the estimated
models for the behavioral modeling of driver circuits. An
extensive numerical study is performed on the modeling
of a commercial device with a pronounced nonlinear dy-
namic behavior. This study hightlights that (i) nonlinear
parametric models must be used to capture the nonlinear
dynamic behavior of actual devices, even for operation volt-
ages within the range of power supply rails, (ii) the inclusion
of the actual static characteristic of the device in the model
structure improves the quality of the estimated models, (iii)
more accurate static behaviors of models outside the volt-
ages explored by identification signals can be achieved by
constraining the optimization problem for the computation
of model parameters, (iv) for the device considered of this
study and most drivers, static algorithms for the parameter
estimation are much faster that the corresponding dynamic
ones and my lead to even more accurate results, (v) for the
proposed model representation, the choice of the port volt-
age stimuli to generate the estimation waveforms weakly af-
fect the quality of estimated models.
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